

# Compilers

Introduction to Code Generation

• We focus on generating code for a stack machine with accumulator

 We want to run the resulting code on a real machine — e.g., the MIPS processor (or simulator)

• We simulate stack machine instructions using MIPS instructions and registers

- The accumulator is kept in MIPS register \$a0
- The stack is kept in memory
  - The stack grows towards lower addresses
  - Standard convention on MIPS
- The address of the next location on the stack is kept in MIPS register \$sp
  - The top of the stack is at address \$sp + 4

#### **MIPS** architecture

- Prototypical Reduced Instruction Set Computer (RISC)
- Most operations use registers for operands & results
- Use load & store instructions to use values in memory
- 32 general purpose registers (32 bits each)
  - We use \$sp, \$a0 and \$t1 (a temporary register)
- Read the SPIM documentation for details

- lw reg<sub>1</sub> offset(reg<sub>2</sub>)
  - Load 32-bit word from address reg<sub>2</sub> + offset into reg<sub>1</sub>
- $add reg_1 reg_2 reg_3$ 
  - $\operatorname{reg}_1 \leftarrow \operatorname{reg}_2 + \operatorname{reg}_3$
- sw reg<sub>1</sub> offset(reg<sub>2</sub>)
  - Store 32-bit word in reg<sub>1</sub> at address reg<sub>2</sub> + offset
- addiu reg<sub>1</sub> reg<sub>2</sub> imm
  - $\operatorname{reg}_1 \leftarrow \operatorname{reg}_2 + \operatorname{imm}$
  - "u" means overflow is not checked
- li reg imm
  - $reg \leftarrow imm$

### The stack-machine code for 7 + 5 in MIPS:

acc ← 7 push acc

 $acc \leftarrow 5$  $acc \leftarrow acc + top_of_stack$ 

рор

li \$a0 7 sw \$a0 0(\$sp) addiu \$sp \$sp -4 li \$a0 5 lw \$t1 4(\$sp) add \$a0 \$a0 \$t1 addiu \$sp \$sp 4